z/OS Cryptographic Services ICSF Administrator's Guide
Previous topic | Next topic | Contents | Index | Contact z/OS | Library | PDF


Appendix A. CCC Bit Assignments

z/OS Cryptographic Services ICSF Administrator's Guide
SA22-7521-17

These are some of the hardware CCC (crypto configuration control) definitions. You can view these values from the coprocessor hardware status panel (see Figure 179). You are not able to change these values.

Note:
The CCC applies only to the Cryptographic Coprocessor Feature. You do not see CCC definitions on the panel for the PCIXCC, CEX2C, or CEX3C.
BIT
Meaning
6
indicates TKE can be supported.
37 - 38
indicates triple DES and AES are supported.

Bits 80 through 127 (the right-most bits on the hardware status panel) form a pattern indicating the key length that is allowed.

When these bits are 07F7F 0F7F7, the maximum RSA key management key length is 512 bits.

When these bits are 0FFFF 0FFFF, the maximum RSA key management key length is 1024 bits.

Go to the previous page Go to the next page




Copyright IBM Corporation 1990, 2014