Skip to main content
    Country/region [select]      Terms of use
     Home      Products      Services & solutions      Support & downloads      My account     
CPC945 Memory Signal Delay Tuning

Application Note
In a DDR memory system, there is a relationship between signals when they arrive at the DIMM or the memory controller. To launch these signals at the correct time, the CPC945 memory controller uses delay verniers. The programming of the memory controller's delay vernier settings is called Memory Tuning. This application note was written to help users gain an understanding of this tuning process.

Revision Date: 08/29/07

LinkFile typeSize
CPC945_memtunAN1-3_pub.pdfPDF1.49 MB

IBM Customer Connect
Sign in  

IBM microNews
Questions or comments on the technical library
Information on search and navigation

    About IBM Privacy Contact