IBM®
Skip to main content
    Country/region [select]      Terms of use
 
 
   
     Home      Products      Services & solutions      Support & downloads      My account     
SPU Instruction Set Architecture
Related links: Cell Broadband Engine

Specifications
The Cell Broadband Engine architecture defines a single-chip multiprocessor consisting of one or more Power Processor Elements (PPEs) and multiple high-performance Synergistic Processor Elements (SPEs). The Synergistic Processor Unit (SPU) is part of the SPE in the Cell Broadband Engine Processor. The SPU instruction set architecture (ISA) provides 7-bit register operand specifiers to directly address 128 registers using a pervasive single instruction, multiple data (SIMD) computation approach for both scalar and vector data. This specification describes the SPU Instruction Set Architecture.

Revision Date: 01/27/07

LinkFile typeSize
SPU Instruction Set ArchitecturePDF3.3 MB
 

IBM Customer Connect
Sign in  

IBM microNews
  Feedback
Questions or comments on the technical library
  Help
Information on search and navigation

    About IBM Privacy Contact