Skip to main content
    Country/region [select]      Terms of use
     Home      Products      Services & solutions      Support & downloads      My account     
Device Control Register Bus 3.5 Architecture Specifications
Related links: ASIC Cu-08 All documents, ASIC Cu-08 PowerPC and CoreConnect, CoreConnect Bus Architecture, CoreConnect PLB4 Bus Cores

This book begins with an overview followed by detailed information on Device Control Register Bus signals, interfaces, timing and operations. This book is for hardware, software, and application developers who need to understand Core+ASIC development and system-on-a-chip (SOC) designs. The audience should understand embedded system design, operating systems, and the principles of computer organization.

Publication Number: SA14-2706-03

Revision Date: 01/27/06

LinkFile typeSize

IBM Customer Connect
Sign in  

IBM microNews
Questions or comments on the technical library
Information on search and navigation

    About IBM Privacy Contact