A fix is available
APAR status
Closed as new function.
Error description
New Function
Local fix
n/a
Problem summary
**************************************************************** * USERS AFFECTED: * * Users of HBB7790 and above on a z14 * **************************************************************** * PROBLEM DESCRIPTION: * * Required service for z14 * **************************************************************** * RECOMMENDATION: * **************************************************************** Required service for z14 exploitation. This APAR includes updates to z/OS supervisor control, hardware instrumentation services (HIS), and related components to exploit z14 hardware. R3906/K
Problem conclusion
Temporary fix
Comments
Required service for z14 exploitation. This APAR includes updates to z/OS supervisor control, hardware instrumentation services (HIS), and related components to exploit z14 hardware. Documentation info for OA49692: z/OS MVS System Management Facilities (SMF) (SA38-0667-xx) SMF Records Record Type 98 (62) -- High-frequency throughput statistics Record Mapping Identification Section Find: 40 28 * 8 binary Reserved. Replace with: 40 28 SMF98SysName 8 EBCDIC System Name when first byte not x'00' z/OS MVS System Management Facilities (SMF) (SA38-0667-xx) SMF Records Record Type 98 (62) -- High-frequency throughput statistics Subtype 1 Utilization section Find: 252 FC * 4 binary Reserved Replace with: 252 FC SMF98_1_UT_Sig_Avg_CPUBusy_CP 4 binary Average CPU Busy percentage for CP CPUs with significantly higher MTTW values. Valid only when SMF98_1_UTLN is at least 328 (x'148') 256 100 SMF98_1_UT_Sig_Avg_CPUBusy_zAAP 4 binary Average CPU Busy percentage for zAAP CPUs with significantly higher MTTW values 260 104 SMF98_1_UT_Sig_Avg_CPUBusy_zIIP 4 binary Average CPU Busy percentage for zIIP CPUs with significantly higher MTTW 264 108 SMF98_1_UT_Sig_Avg_FDispsPerWakeUp_CP 4 binary Average Foreign TCB + SRB dispatches per wait for CP CPUs with significantly higher MTTW values 268 10C SMF98_1_UT_Sig_Avg_FDispsPerWakeUp_zAAP 4 binary Average Foreign TCB + SRB dispatches per wait for ZAAP CPUs with significantly higher MTTW values 272 110 SMF98_1_UT_Sig_Avg_FDispsPerWakeUp_zIIP 4 binary Average Foreign TCB + SRB dispatches per wait for ZIIP CPUs with significantly higher MTTW values 276 112 SMF98_1_UT_Sig_Top_CPU_CP 2 binary CP CPU with the largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_CP is 0. 278 114 SMF98_1_UT_Sig_Top_CPU_zAAP 2 binary zAAP CPU with the largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_zAAP is 0. 280 116 SMF98_1_UT_Sig_Top_CPU_zIIP 2 binary zIIP CPU with the largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_zIIP is 0. 282 118 SMF98_1_UT_Sig_2nd_CPU_CP 2 binary CP CPU with the second largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_CP is 0 or 1. 284 11A SMF98_1_UT_Sig_2nd_CPU_zAAP 2 binary zAAP CPU with the second largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_zAAP is 0 or 1. 286 11C SMF98_1_UT_Sig_2nd_CPU_zIIP 2 binary zIIP CPU with the second largest MTTW value. Set to 'FFFF'x when SMF98_1_UT_Sig_NumCPUs_zIIP is 0 or 1. 288 120 SMF98_1_UT_Sig_Top2_MTTW_CP_TimeTOD 8 binary Average MTTW value for top CP CPUs. Set to 0 when SMF98_1_UT_Sig_NumCPUs_CP is 0. Set to MTTW value for top CPU when SMF98_1_UT_Sig_NumCPUs_CP is 1. Set to average of top two CPUs when SMF98_1_UT_Sig_NumCPUs_CP is 2 or greater. 296 128 SMF98_1_UT_Sig_Top2_MTTW_zAAP_TimeTOD 8 binary Average MTTW value for top zAAP CPUs. Set to 0 when SMF98_1_UT_Sig_NumCPUs_zAAP is 0. Set to MTTW value for top CPU when SMF98_1_UT_Sig_NumCPUs_zAAP is 1. Set to average of top two CPUs when SMF98_1_UT_Sig_NumCPUs_zAAP is 2 or greater. 304 130 SMF98_1_UT_Sig_Top2_MTTW_zIIP_TimeTOD 8 binary Top Average MTTW value for top zIIP CPUs. Set to 0 when SMF98_1_UT_Sig_NumCPUs_zIIP is 0. Set to MTTW value for top CPU when SMF98_1_UT_Sig_NumCPUs_zIIP is 1. Set to average of top two CPUs when SMF98_1_UT_Sig_NumCPUs_zIIP is 2 or greater. 312 138 SMF98_1_UT_Avg_FDispsPerWakeUp_CP 4 binary Average Foreign TCB + SRB dispatches per wait for CP CPUs 316 13C SMF98_1_UT_Avg_FDispsPerWakeUp_zAAP 4 binary Average Foreign TCB + SRB dispatches per wait for ZAAP CPUs 320 140 SMF98_1_UT_Avg_FDispsPerWakeUp_zIIP 4 binary Average Foreign TCB + SRB dispatches per wait for ZIIP CPUs 324 144 * 4 binary Reserved ---------------------------------- | Key | | - means remove the line | ---------------------------------- z/OS MVS System Commands (SA38-0666-xx) MVS system commands reference DISPLAY command Displaying system configuration information Action: Remove note about D M=CORE not working in PROCVIEW CPU --------------------------------------------------------------- ... Parameters ... Core ... - Note: When you issue the DISPLAY M=CORE command from a - a system where PROCVIEW CPU is in effect, the command is - rejected. CPUAD or CPU --------------------------------------------------------------- z/OS MVS System Messages, Vol 9 (IGF-IWM) (SA38-0676-xx) ISN message ISN014I Add New Message ISN014I processor id CANNOT BE ADDED. UNSUPPORTED processor TYPE Explanation The processor cannot be dynamically added to the system because it has an unsupported processor type. In the message text: processor Is one of CPU or CORE id Is the id of the CPU or CORE with the unsupported type. System Action: The processor was not dynamically added and the system continues processing. Operator Response: Notify the system programmer. System Programmer Response: Search problem reporting data bases for a fix for the problem. If no fix exists, contact the IBM Support Center. Source: z/OS Module: ISNEVENT Routing code: 2,10 Descriptor code: 4 z/OS MVS System Codes (SA38-0665-xx) Wait state codes 07C Add New reason code: Code: 08 Explanation: The system was IPLed with an unsupported CPU or CORE type. System Action: The system enters a non-restartable wait state. Operator Response: Notify the system programmer. System Programmer Response: Search problem reporting data bases for a fix for the problem. If no fix exists, contact the IBM Support Center. ×**** PE18/11/06 FIX IN ERROR. SEE APAR OA56409 FOR DESCRIPTION ×**** PE18/11/07 FIX IN ERROR. SEE APAR OA56409 FOR DESCRIPTION
APAR Information
APAR number
OA49692
Reported component name
SUPERVISOR CONT
Reported component ID
5752SC1C5
Reported release
7A0
Status
CLOSED UR1
PE
NoPE
HIPER
NoHIPER
Special Attention
YesSpecatt / New Function / Xsystem
Submitted date
2016-01-12
Closed date
2017-08-11
Last modified date
2019-10-25
APAR is sysrouted FROM one or more of the following:
APAR is sysrouted TO one or more of the following:
UA93148 UA93155 UA93156 UA93157 UA93158 UA93159
Modules/Macros
IEAASSBP IEAVERMF IEAVESLX IEAVEPCO IEAVEPD0 IEAVEEXT IHAPSA IHASTCB IEAVEAT0 BLSSASSB IEAVELKX IEAVEIO IEASTCBP IEAVEFPS IEAVESPR IEAVRTI0 IEEVCPR IEAVMPWQ IEASTCBF IEAVNIP0 IRARMINT IEAVEPC IEAVS981 IHAGSDA IHAFACL IEAVESVT HISICLAS HISIRTRM IEAWEBP IEAVESC0 IHACBLS HISYSERV BLSVSTCB IEEVCPRA IEAVELK ISNEVENT IHAHR098 IGFPMCIH IHAASSB IEAVCBLS IEAVECPX IEEDMCPU IHASVT IEAVEJST IEAVEGR IEAVELCR IEAVWUQA IEAVPPSA IEAHFXSV IHASVTX IFAHFTSK IEAVEED0 IGFPXMFA CSVINFOM HISSCORE IHALCCA ISNSPIEN IHAHR981 IEAVDISP HISSSGNR IEAVEDS0 IEAVESRT IEAVEINT IEAVSVCM IEAPSAEP HISPSMF IEAVESAR IEAVEWDI HISSSGNI IRARMFIP IEATCBF IRASRPST BLSVASSB HISYCTRS SETLOCK ISNSPIJP IHAPSAX IEAVD31 BLWSTATS IEAVELIT IEAVINIT IEALCCXP IEAMSWCB IEAVEMIN IEAVESLA IHALCCX HISPCTR IEALCCAP IEAIPL99 IEAVSCHD IEEMB842 IEASVTXP IEAVWEBI IEASVTP HISSSERV HISYSMPX
SA38066600 | SA38067600 | SA38066500 | SA38066700 |
Fix information
Fixed component name
SUPERVISOR CONT
Fixed component ID
5752SC1C5
Applicable component levels
R79J PSY UA93159
UP17/08/30 P F708
R7BJ PSY UA93155
UP17/08/30 P F708
R7B0 PSY UA93148
UP17/08/30 P F708
R7A0 PSY UA93156
UP17/08/30 P F708
R790 PSY UA93157
UP17/08/30 P F708
R7AJ PSY UA93158
UP17/08/30 P F708
Fix is available
Select the PTF appropriate for your component level. You will be required to sign in. Distribution on physical media is not available in all countries.
[{"Business Unit":{"code":"BU054","label":"Systems w\/TPS"},"Product":{"code":"SG19M","label":"APARs - z\/OS environment"},"Component":"","ARM Category":[],"Platform":[{"code":"PF025","label":"Platform Independent"}],"Version":"7A0","Edition":"","Line of Business":{"code":"","label":""}},{"Business Unit":{"code":null,"label":null},"Product":{"code":"SG19O","label":"APARs - MVS environment"},"Component":"","ARM Category":[],"Platform":[{"code":"PF025","label":"Platform Independent"}],"Version":"7A0","Edition":"","Line of Business":{"code":"","label":""}}]
Document Information
Modified date:
25 October 2019